Hardware Description Language

I designed a 100 % standard-conform AES implementation for FPGAs, but I never bothered to implement a module for decryption and somehow lost the key.

You can run the included testbench to verify its output against a test vector: ghdl -c --std=08 rijndael.vhd encrypter.vhd testbench.vhd -r testbench